



SCIENGINES
massively parallel computing

RIVYERA

reconfigure versatily your efficient raw architecture

PingPong

Version 2.0.1.0

SciEngines GmbH
Am Kiel-Kanal 2
24106 Kiel
Germany

www.sciengines.com

Revision: 1.92.02 December 10, 2015

Table of Contents

| | | |
|----------|-------------------------------|-----------|
| 1 | Introduction | 4 |
| 2 | RIVYERA Implementation | 5 |
| 2.1 | FPGA Design | 5 |
| 2.2 | Host Design | 6 |
| 3 | FPGA VHDL Sources | 8 |
| 3.1 | pingpong_main.vhd | 8 |
| 4 | Host C Sources | 10 |
| 4.1 | pingpong.c | 10 |
| 5 | Host Java Sources | 12 |
| 5.1 | PingPong.java | 12 |

The Information in this document is provided for use with SciEngines GmbH ('SciEngines') products. No license, express or implied, to any intellectual property associated with this document or such products is granted by this document.

All products described in this document whose name is prefaced by 'COPACOBANA', 'RIVYERA', 'SciEngines' or 'SciEngines enhanced' ('SciEngines products') are owned by SciEngines GmbH (or those companies that have licensed technology to SciEngines) and are protected by patents, trade secrets, copyrights or other industrial property rights. The SciEngines products described in this document may still be in development. The final form of each product and release date thereof is at the sole and absolute discretion of SciEngines. Your purchase, license and/or use of SciEngines products shall be subject to SciEngines's then current sales terms and conditions.

Trademarks The following are trademarks of SciEngines GmbH in the United States and other countries:

- SciEngines GmbH,
- SciEngines Massively Parallel Computing,
- SciEngines Logo,
- COPACOBANA, COPACOBANA RIVYERA, RIVYERA, IPANEMA

Trademarks of other companies

- Intel is a registered trademark of Intel Corporation.
- Linux is a registered trademark of Linus Torvalds.
- Oracle, Oracle Enterprise Linux are a registered trademark of the Oracle Corporation.
- RedHat, RedHat Enterprise Linux are a registered trademark of the RedHat Corporation.
- Xilinx, Virtex and ISE are registered trademarks of Xilinx in the United States and other countries.
- ChipScope, CORE Generator and PlanAhead are trademarks of Xilinx, Inc.

1 Introduction

SciEngines RIVYERA is a high performance reconfigurable computing platform. It is capable of massive performance gains compared to standard architectures. However, it does not follow the *von Neumann* architecture and therefore it requires a different style of programming, which is illustrated in this sample. PingPong is a very simple communication example to get in first touch with the SciEngines RIVYERA platform. It follows the basic functionality of the commonly known *ping*. In general, *ping* is executed on one system, triggers a communication partner and waits for its reply. Common implementations additionally measure the time it takes the system to complete the action. In this example, things are kept as easy as possible, which is why an additional timer is not added.

To stress the asynchronicity of the system, which is a really important factor in algorithmic design, the autonomous write feature of the Machine API is used. Therefore, the FPGA directly replies to sent words, without waiting for a read request.

2 RIVYERA Implementation

The PingPong example took the well known network tool *ping* as prototype. Similar to the ping network tool, this example's FPGA design takes an incoming data packet and writes its payload to its source address. The communication flow is illustrated in figure 1. This example shows how to realize simple communication between host and FPGA. As noted in the introduction, the example uses the FPGA's autonomous write feature, where the host does not request a data packet, actively. Instead the host simply uses the SciEngines API's `se_read()` function with mode `SeReadPassive`. Using this *passive read* mechanism, `se_read()` blocks until either the given timeout is over or the specified number of 64 bit words are read.

Please refer to the *ActiveRead* example to learn about the *active read* mechanism.




Figure 1: Communication flow.

2.1 FPGA Design

The FPGA design's key features are reading an incoming data packet and reply its payload value to the data packet's source address (see `pingpong_main.vhd` in chapter 3.1).

While there is no incoming data packet, `api_i_empty_in` remains '1' and the if statement in line 130 is false. That means that there is no data packet sent.

Lets assume there is a single incoming data packet with payload value `0xCAFE`, sent from the host via the first controller (controller address 0) to target register address 5. Further lets assume the first controller is the first card (slot address 0).

In the first clock cycle this will happen:

The if statement in line 130 is true (`api_i_empty_in` equals '0' and indicates an incoming data packet). Also, `api_i_tgt_cmd_in` is equal to `CMD_WR` indicating a regular data packet. Thus the if statement in line 135 is true. The source slot address stored in `api_i_src_slot_in` has value 0 since the host sent the data packet via controller 0 which is in slot 0. The source FPGA address `api_i_src_fpga_in` is equal to the SciEngines API's special host constant `SE_ADDR_FPGA_HOST` since the data packet's source is the host. The source register address `api_i_src_reg_in` is set to 0.¹ Also, the source command `api_i_src_cmd_in` is equal to `CMD_WR`.² The target command `api_i_tgt_cmd_in` is also equal to `CMD_WR` since it is a regular data packet. `api_i_tgt_reg_in` is equal to 5 because we assumed the target register to be 5. Finally the `api_i_data_in` holds the 64 bit payload value `0xCAFE`. By default the incoming payload value is stored to the outgoing data packet port in line 124. In line 146 the incoming data packet is acknowledged by setting `api_i_rd_en` to 1 and in line 142 the value stored to `api_o_data_out` is written to the target defined by setting the `api_o_tgt_ports`.

In the second clock cycle:

The incoming data packet is now being acknowledged. The if statement in line 130 is false due to the `api_i_rd_en` signal being '1'. So the default assignment in line 107 resets the `api_i_rd_en` to '0' again. In the next clock cycle the process is ready to handle another data packet.

2.2 Host Design

The host design's key features are (see `pingpong.c` in chapter 4.1 and `PingPong.java` in chapter 5.1):

1. One payload `0xCAFE` is sent to FPGA 0 in slot 5, register address 5.
2. Read one data word from FPGA 0 in slot 5, register 5 using mode `SeReadPassive`.

The communication that occurs when executing this example is represented in detail in figure 2.

```
# writing word 0xCAFE to FPGA 0 in slot 0, register 5
src [s0 fh r0 cWR] >>> tgt [s0 f0 r5 cWR]: 0x000000000000cafe
# passively reading 1 word from FPGA 0 in slot 0, register 5
tgt [s0 fh r0 cWR] <<< src [s0 f0 r5 cWR]: 0x000000000000cafe
```

Figure 2: This is a communication log for the example execution. Within the squared brackets the *s* stands for *slot*, *f* for *fpga*, *r* for *register*, *c* for *command*, *WR* for *CMD_WR*, *RD* for *CMD_RD* and *h* for *host*.

¹If the host is a data packet's source, `api_i_src_reg_in` is always equal to 0.

²If the host is a data packet's source, `api_i_src_cmd_in` is always equal to `CMD_WR`.

Note that in this very simple example the FPGA and Slot addresses are hardcoded. The SciEngines-host-API functions `se_getSlotCount()` and `se_getFPGACount()` might be useful for setting addresses dynamically.

3 FPGA VHDL Sources

3.1 pingpong_main.vhd

```
1  ---
2  -- Project: PingPong
3  -- File:   pingpong_main.vhd
4  -- Date:   Thu Nov 22 16:03:58 CET 2012
5  -- Author: Daniel Siebert (SciEngines GmbH)
6  --
7  -- Description:
8  -- This is the PingPong example project.
9  --
10 -- Copyright (c) 2012-2015, SciEngines GmbH
11 -- All rights reserved.
12 --
13 -- Redistribution in source or binary forms, with or without modification,
14 -- is not permitted without specific prior written permission.
15 --
16 -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 -- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 -- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 -- OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 -- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 -- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 -- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 -- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 -- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 -- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 ---
28 library ieee;
29 use work.sciengines_api_types.all;
30 use ieee.STD_LOGIC_1164.all;
31
32 entity pingpong_main is
33     generic (
34         NUM_LEDS          : integer
35     );
36     port (
37         -----
38         ----- API PORTS -----
39         -----
40         -- USER PORTS
41         api_clk_in        : in    std_logic;
42         api_rst_in        : in    std_logic;
43         api_led_out       : out   seBusFlag_type(NUM_LEDS-1 downto 0) := (others => '0');
44         api_hw_rev_in     : in    seHwRev_type;
45         -- ADDRESS PORTS
46         api_self_contr_in : in    seFlag_type;
47         api_next_contr_in : in    seSlotAddr_type;
48         api_prev_contr_in : in    seSlotAddr_type;
49         api_self_slot_in  : in    seSlotAddr_type;
50         api_self_fpga_in  : in    seFpgaAddr_type;
51         -- OUTPUT REGISTER PORTS
52         api_o_clk_out     : out   std_logic;
53         api_o_rfd_in      : in    seFlag_type;
54         api_o_tgt_slot_out : out   seSlotAddr_type := (others => '0');
55         api_o_tgt_fpga_out : out   seFpgaAddr_type := (others => '0');
56         api_o_tgt_reg_out  : out   seRegAddr_type := (others => '0');
57         api_o_tgt_cmd_out  : out   seCmd_type      := CMD_WR;
58         api_o_src_reg_out  : out   seRegAddr_type := (others => '0');
59         api_o_src_cmd_out  : out   seCmd_type      := CMD_WR;
60         api_o_data_out     : out   seData_type     := (others => '0');
61         api_o_wr_en_out    : out   seFlag_type     := '0';
62         -- INPUT REGISTER PORTS
63         api_i_clk_out     : out   std_logic;
64         api_i_src_slot_in  : in    seSlotAddr_type;
65         api_i_src_fpga_in  : in    seFpgaAddr_type;
66         api_i_src_reg_in   : in    seRegAddr_type;
67         api_i_src_cmd_in   : in    seCmd_type;
68         api_i_tgt_reg_in   : in    seRegAddr_type;
69         api_i_tgt_cmd_in   : in    seCmd_type;
70         api_i_data_in      : in    seData_type;
71         api_i_empty_in     : in    seFlag_type;
72         api_i_am_empty_in  : in    seFlag_type;
73         api_i_rd_en_out    : out   seFlag_type     := '0'
74     );
75 end entity pingpong_main;
76
77 architecture pingpong_main_behave of pingpong_main is
78
79     -- Define some local signals because
80     -- we can not read from the out-ports.
```

```

81 | signal api_i_rd_en    : seFlag_type    := '0';
82 | signal api_o_wr_en    : seFlag_type    := '0';
83 |
84 | begin
85 |
86 |     -- When defining an own clock domain to
87 |     -- run the user design with a different
88 |     -- clock, the following two lines should
89 |     -- probably be altered
90 |     api_i_clk_out <= api_clk_in;
91 |     api_o_clk_out <= api_clk_in;
92 |
93 |     -- route the internal signals to the out-ports
94 |     api_i_rd_en_out <= api_i_rd_en;
95 |     api_o_wr_en_out <= api_o_wr_en;
96 |
97 |     -- A Spartan 6 FPGA has two LEDs for debugging purposes.
98 |     -- Set these LEDs disabled here. Comment following
99 |     -- line and use this signal anywhere you want to!
100 |     api_led_out <= (others => '0');
101 |
102 |     ping_pong : process
103 |     begin
104 |         wait until rising_edge(api_clk_in);
105 |
106 |         -- Do not read anything by default.
107 |         api_i_rd_en <= '0';
108 |
109 |         -- Do not write anything by default.
110 |         api_o_wr_en <= '0';
111 |
112 |         -- Set the answer's target slot-,
113 |         -- fpga- and register-addresses.
114 |         api_o_tgt_slot_out <= api_i_src_slot_in;
115 |         api_o_tgt_fpga_out <= api_i_src_fpga_in;
116 |         api_o_tgt_reg_out <= api_i_src_reg_in;
117 |         api_o_tgt_cmd_out <= api_i_src_cmd_in;
118 |         api_o_src_reg_out <= api_i_tgt_reg_in;
119 |         api_o_src_cmd_out <= api_i_tgt_cmd_in;
120 |
121 |         -- We always pingpong the incoming payload.
122 |         -- In others words: We take the incoming data packet and
123 |         -- copy its payload to the API's outgoing data packet port.
124 |         api_o_data_out <= api_i_data_in;
125 |
126 |         if (api_rst_in = '1') then
127 |             -- While user_rst_in is high, the api
128 |             -- is not ready for use.
129 |         else
130 |             if (api_i_empty_in = '0'
131 |                 and api_i_rd_en = '0') then
132 |                 -- There is a new incoming data packet
133 |                 -- and this data packet has not been read last clock cycle
134 |
135 |                 if (api_i_tgt_cmd_in = CMD_WR) then
136 |                     -- Only for target command CMD_WR
137 |                     -- pingpong the incoming payload.
138 |
139 |                     -- if the API is ready for data (rfd),
140 |                     -- tell the API there is a
141 |                     -- new data packet to be written
142 |                     api_o_wr_en <= api_o_rfd_in;
143 |
144 |                     -- Acknowledge the incoming data packet
145 |                     -- if writing to the API is allowed (rfd)
146 |                     api_i_rd_en <= api_o_rfd_in;
147 |                 else
148 |                     -- In this example, we do not handle different
149 |                     -- target commands than CMD_WR, so we just
150 |                     -- discard the incoming data packet.
151 |                     api_i_rd_en <= '1';
152 |                 end if;
153 |             end if;
154 |         end if;
155 |     end process ping_pong;
156 |
157 | end architecture pingpong_main_behave;
158 |

```

4 Host C Sources

4.1 pingpong.c

```
1  /*
2  * Project: PingPong
3  * File: pingpong.c
4  * Date: Thu Nov 22 16:25:08 CET 2012
5  * Author: Daniel Siebert (SciEngines GmbH)
6  *
7  * Description:
8  * This is the PingPong example project.
9  *
10 * Copyright (c) 2012-2015, SciEngines GmbH
11 * All rights reserved.
12 *
13 * Redistribution in source or binary forms, with or without modification,
14 * is not permitted without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28 #include <stdio.h>
29 #include <stdlib.h>
30 #include <unistd.h>
31 #include <string.h>
32 #include <getopt.h>
33 #include <SeHostAPI.h>
34
35 #define API_ERROR_CHECK(x) {SE_STATUS rc = x; if(rc != SeApiSuccess) { printf("ERROR!_SciEngines_
API_returned_%u_(=_%s)!\n", rc, se_status2str(rc)); exit(EXIT_FAILURE);} else { printf("SUCCESS_
!\n"); }}
36
37 extern const char *__progname;
38 static const char *PROGRAM_NAME = "pingpong";
39 static const char *PROGRAM_VERSION = "1.92.02";
40 static const char *COPYRIGHT_TXT = "Copyright_(c)_2012-2015,_SciEngines_GmbH";
41
42 const char* BIT_FILE = "../fpga/vhdl/xc6slx150-3fgg676/pingpong_top.bit";
43 const char* SIM_FILE = "../fpga/vhdl/xc6slx150-3fgg676/pingpong.sim";
44
45 static void printUsage() {
46     printf("Usage:_%s_[-options]_[BIT_FILE]\n", __progname);
47     printf("_____\n");
48     printf("where_options_include:\n");
49     printf("____-h_--help_____print_this_help_and_exit\n");
50     printf("____-v_--version_____print_product_version_and_exit\n");
51     printf("____-m_--machine_____run_your_program_on_a_specific_machine\n");
52 }
53
54 static void printVersion() {
55     printf("%s_version_%s\n", PROGRAM_NAME, PROGRAM_VERSION);
56     printf("%s\n", COPYRIGHT_TXT);
57 }
58
59 static int run_program(se_machine_t machine, const char* bit_file) {
60     SE_STATUS retval = EXIT_SUCCESS;
61     SE_ADDR addr; /* address structure */
62     __uint64_t receive; /* received data word */
63     __uint64_t send; /* send data word */
64     SE_CONTROLLERINFO controllerInfo;
65
66     printf("Running_PingPong_with_SciEngines_RIVYERA_Host-API_v_%02u.%02u.%02u_(%s)... \n\n",
67         SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP,
68         SE_API_VERSION_REVISION);
69
70     if (machine >= se_getMachineCount()) {
71         printf("Error:_No_such_index:_%u\n", machine);
72         return EXIT_FAILURE;
73     }
74
75     printf("Allocating_machine_%u:_", machine);
76     API_ERROR_CHECK(se_allocMachine(machine, NULL))
77
78     /* set address to all slots, all FPGAs. */
```

```

79 |     addr.contr = 0;
80 |     addr.slot = SE_ADDR_SLOT_ALL;
81 |     addr.fpga = SE_ADDR_FPGA_ALL;
82 |     addr.reg = 0;
83 |
84 |     printf("Getting_controller_information_for_machine_%u:\n", machine);
85 |     API_ERROR_CHECK(se_getControllerInfo(machine, addr.contr, &controllerInfo));
86 |     printf("Programming_fpgas:\n");
87 |     if (strcmp(controllerInfo.driver_name, "isim") == 0) {
88 |         API_ERROR_CHECK(se_program(machine, &addr, SIM_FILE, 5000))
89 |     } else if (bit_file) {
90 |         API_ERROR_CHECK(se_program(machine, &addr, bit_file, 5000))
91 |     } else {
92 |         API_ERROR_CHECK(se_program(machine, &addr, BIT_FILE, 5000))
93 |     }
94 |
95 |     send = 0xcafe;
96 |     addr.slot = 0;
97 |     addr.fpga = 0;
98 |     addr.reg = 5;
99 |     printf("Writing_value_0x%016lx_to_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:\n",
100 |           send, machine, addr.contr, addr.slot, addr.fpga, addr.reg);
101 |     API_ERROR_CHECK(se_write(machine, &addr, &send, 1, NULL, 5000))
102 |
103 |     printf("Passively_reading_1_word_from_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:\n",
104 |           machine, addr.contr, addr.slot, addr.fpga, addr.reg);
105 |     API_ERROR_CHECK(se_read(machine, &addr, &receive, 1, SeReadPassive, NULL, 5000))
106 |     printf("Read_value_is_0x%016lx.\n", receive);
107 |
108 |     printf("Deprogramming_fpgas:\n");
109 |     addr.slot = SE_ADDR_SLOT_ALL;
110 |     addr.fpga = SE_ADDR_FPGA_ALL;
111 |     API_ERROR_CHECK(se_deprogram(machine, &addr))
112 |
113 |     printf("Freeing_machine_%u:\n", machine);
114 |     API_ERROR_CHECK(se_freeMachine(machine))
115 |
116 |     return retval;
117 | }
118 |
119 | int main(int argc, char* const argv[] ) {
120 |     /* getopt_long stores the option index here. */
121 |     int option_index = 0;
122 |     char c;
123 |     const char *bit_file = NULL;
124 |     se_machine_t machine = 0;
125 |
126 |     static struct option long_options[] = {
127 |         {"help", no_argument, NULL, 'h'},
128 |         {"version", no_argument, NULL, 'v'},
129 |         {"machine", required_argument, NULL, 'm'},
130 |         {"timestamp", no_argument, NULL, 1},
131 |         {0, 0, 0, 0}
132 |     };
133 |
134 |     while ((c = getopt_long(argc, argv, "hvm:", long_options, &option_index)) != -1) {
135 |         switch (c) {
136 |             case 'h':
137 |                 printUsage();
138 |                 exit(EXIT_SUCCESS);
139 |                 break;
140 |             case 'v':
141 |                 printVersion();
142 |                 exit(EXIT_SUCCESS);
143 |                 break;
144 |             case 'm':
145 |                 if (sscanf(optarg, "%u", &machine) != 1){
146 |                     fprintf(stderr, "Could_not_read_argument_%s\n", optarg);
147 |                 }
148 |                 else{
149 |                 }
150 |                 break;
151 |             case 1:
152 |                 printf("%s_%s\n", __DATE__, __TIME__);
153 |                 exit(EXIT_SUCCESS);
154 |                 break;
155 |             default:
156 |                 exit(EXIT_FAILURE);
157 |                 break;
158 |         }
159 |     }
160 |
161 |     if (optind + 1 < argc) {
162 |         fprintf(stderr, "Unexpected_argument:\_%s\n", argv[optind + 1]);
163 |         exit(EXIT_FAILURE);
164 |     } else {

```



```

165     if (optind < argc) {
166         bit_file = argv[optind];
167     }
168     exit(run_program(machine, bit_file));
169 }
170
171     return 0;
172 }

```

5 Host Java Sources

5.1 PingPong.java

```

1  import com.sciengines.riviera.api.types.*;
2  import com.sciengines.riviera.api.types.exceptions.*;
3  import static com.sciengines.riviera.api.SciEngines_API.*;
4  import static com.sciengines.riviera.api.SciEngines_API_Const.*;
5  import java.nio.ByteBuffer;
6  import java.nio.ByteOrder;
7
8  /**
9   * Project: PingPong
10  * Date:    Thu Nov 22 16:25:08 CET 2012
11  * @author  Daniel Siebert (SciEngines GmbH)
12  *
13  * Description:
14  * This is the PingPong example project.
15  *
16  * Copyright (c) 2012-2015, SciEngines GmbH
17  * All rights reserved.
18  *
19  * Redistribution in source or binary forms, with or without modification,
20  * is not permitted without specific prior written permission.
21  *
22  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
23  * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
24  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
25  * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
26  * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
27  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
28  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
29  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
30  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
31  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33  */
34  public class PingPong {
35
36     private static final String PROGRAM_NAME = "PingPong";
37     private static final String PROGRAM_VERSION = "1.92.02";
38     private static final String COPYRIGHT_TXT = "Copyright_(c)_2012-2015,_SciEngines_GmbH";
39
40     private static final String BIT_FILE = "../fpga/vhdl/xc6slx150-3fgg676/pingpong_top.bit";
41     private static final String SIM_FILE = "../fpga/vhdl/xc6slx150-3fgg676/pingpong.sim";
42
43     private static void printUsage() {
44         System.out.println("Usage:_java_" + PROGRAM_NAME + "[_-options][_BIT_FILE]");
45         System.out.println("____");
46         System.out.println("where_options_include:");
47         System.out.println("____-h_--help_____print_this_help_and_exit");
48         System.out.println("____-v_--version_____print_product_version_and_exit");
49         System.out.println("____-m_--machine_____run_your_program_on_a_specific_machine");
50     }
51
52     static void printVersion() {
53         System.out.println(PROGRAM_NAME + "_version_" + PROGRAM_VERSION);
54         System.out.println(COPYRIGHT_TXT);
55     }
56
57     public static int run_program(int machine, String bitFile) {
58         int         retval = 0;
59         SeOptions    options;
60         SeAddress    addr;          /* address structure */
61         long         receive;      /* received data word */
62         long         send;         /* send data word */
63         ByteBuffer   payload;
64         SeControllerInfo controllerInfo;
65
66         options = new SeOptions(
67             SeOptions.SeWriteBehavior.se_write_async,

```

```

68         SeOptions.SeRoutingMethod.se_routing_normal);
69     payload = ByteBuffer.allocateDirect(8)
70         .order(ByteOrder.nativeOrder());
71     System.out.printf("Running_PingPong_with_SciEngines_RIVYERA_Host-API_v_%02d.%02d.%02d(%)s...\n\n",
72         SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP, SE_API_VERSION_REVISION)
73     ;
74     if (machine >= se_getMachineCount()) {
75         System.out.println("no_such_index:_ " + machine);
76         System.exit(1);
77     }
78
79     try {
80         System.out.print("Allocating_machine_" + machine + ":_");
81         se_allocMachine(machine, options);
82         System.out.println("SUCCESS!");
83
84         addr = new SeAddress(0, SE_ADDR_SLOT_ALL, SE_ADDR_FPGA_ALL, 0);
85         System.out.print("Getting_controller_information_for_machine_" + machine + ":_");
86         controllerInfo = se_getControllerInfo(machine, addr.contr);
87         System.out.println("SUCCESS!");
88
89         System.out.print("Programming_fpgas:_");
90         if ("isim".equals(controllerInfo.getDriverName())) {
91             se_program(machine, addr, SIM_FILE, 5000);
92         } else if (bitFile != null) {
93             se_program(machine, addr, bitFile, 5000);
94         } else {
95             se_program(machine, addr, BIT_FILE, 5000);
96         }
97         System.out.println("SUCCESS!");
98
99         send = 0xcafe;
100        addr.slot = 0;
101        addr.fpga = 0;
102        addr.reg = 5;
103        System.out.printf("Writing_value_0x%016x_to_[machine_%d,contr_%d,slot_%d,fpga_%d,reg_%d]:_",
104            send, machine, addr.contr, addr.slot, addr.fpga, addr.reg);
105        payload.putLong(0, send);
106        se_write(machine, addr, payload, 1, 5000);
107        System.out.println("Success!");
108
109        System.out.printf("Passively_reading_1_word_from_[machine_%d,contr_%d,slot_%d,fpga_%d,reg_%d]:_",
110            machine, addr.contr, addr.slot, addr.fpga, addr.reg);
111        se_read(machine, addr, payload, 1, SE_READ_PASSIVE,
112            1000);
113        System.out.println("Success!");
114        receive = payload.getLong(0);
115        System.out.printf("Read_value_is_0x%016x.\n", receive);
116
117        System.out.print("Deprogramming_fpgas:_");
118        addr.slot = SE_ADDR_SLOT_ALL;
119        addr.fpga = SE_ADDR_FPGA_ALL;
120        se_deprogram(machine, addr);
121        System.out.println("SUCCESS!");
122
123        System.out.print("Freeing_machine_" + machine + ":_");
124        se_freeMachine(machine);
125        System.out.println("SUCCESS!");
126    } catch (SeApiException e) {
127        System.err.println("Failed:_ " + e.getMessage());
128    }
129
130    return retval;
131 }
132
133 public static void main(String[] args) {
134     String bitFile = null;
135     int machine = 0;
136
137     for (int optind = 0; optind < args.length; optind++) {
138         if (args[optind].equals("-h") || args[optind].equals("--help")) {
139             printUsage();
140             System.exit(0);
141         } else if (args[optind].equals("-v") || args[optind].equals("--version")) {
142             printVersion();
143             System.exit(0);
144         } else if (args[optind].equals("-m") || args[optind].equals("--machine")) {
145             optind++;
146             if (optind < args.length) {
147                 machine = Integer.parseInt(args[optind]);
148             } else {
149                 System.err.println("Missing_argument_for_option_" + args[optind - 1]);
150                 System.exit(1);

```

```
151 |     }
152 | } else if (bitFile == null) {
153 |     bitFile = args[optind];
154 | } else {
155 |     System.err.println("Unexpected_argument_\\" + args[optind] + "\\");
156 |     System.exit(1);
157 | }
158 | }
159 | System.exit(run_program(machine, bitFile));
160 | }
161 |
162 | }
```


Thank you for choosing an original SciEngines product.

Imprint

Responsible for content:

Firm SciEngines GmbH

Street Am Kiel-Kanal 2

ZIP D-24106

City Kiel

Country Germany

Phone +49 431 9086200 0

Email info@sciengines.com

WWW <http://www.sciengines.com>

CEO Gerd Pfeiffer

Commercial Register Amtsgericht Kiel

Commercial Register No. HR B 9565 KI

VAT- Identification Number DE 814955925

Disclaimer: Any information contained in this document is confidential, and only intended for reception and use by the specified person who bought the SciEngines product. Drawings, pictures, illustration and estimations are non binding and for illustration purposes only. If you are not the intended recipient, please return the document to the sender and delete any copies afterwards. In this case any copying, forwarding, printing, disclosure and use is strictly prohibited.