



SCIENGINES
massively parallel computing

RIVYERA

reconfigure versatily your efficient raw architecture

ActiveRead

Version 2.0.1.0

SciEngines GmbH
Am Kiel-Kanal 2
24106 Kiel
Germany

www.sciengines.com

Revision: 1.92.02 December 10, 2015

Table of Contents

1	Introduction	4
2	RIVYERA Implementation	5
2.1	FPGA Design	6
2.2	Host Design	7
3	FPGA VHDL Sources	10
3.1	activeread_main.vhd	10
4	Host C Sources	12
4.1	activeread.c	12
5	Host Java Sources	14
5.1	ActiveRead.java	14

The Information in this document is provided for use with SciEngines GmbH ('SciEngines') products. No license, express or implied, to any intellectual property associated with this document or such products is granted by this document.

All products described in this document whose name is prefaced by 'COPACOBANA', 'RIVYERA', 'SciEngines' or 'SciEngines enhanced' ('SciEngines products') are owned by SciEngines GmbH (or those companies that have licensed technology to SciEngines) and are protected by patents, trade secrets, copyrights or other industrial property rights. The SciEngines products described in this document may still be in development. The final form of each product and release date thereof is at the sole and absolute discretion of SciEngines. Your purchase, license and/or use of SciEngines products shall be subject to SciEngines's then current sales terms and conditions.

Trademarks The following are trademarks of SciEngines GmbH in the United States and other countries:

- SciEngines GmbH,
- SciEngines Massively Parallel Computing,
- SciEngines Logo,
- COPACOBANA, COPACOBANA RIVYERA, RIVYERA, IPANEMA

Trademarks of other companies

- Intel is a registered trademark of Intel Corporation.
- Linux is a registered trademark of Linus Torvalds.
- Oracle, Oracle Enterprise Linux are a registered trademark of the Oracle Corporation.
- RedHat, RedHat Enterprise Linux are a registered trademark of the RedHat Corporation.
- Xilinx, Virtex and ISE are registered trademarks of Xilinx in the United States and other countries.
- ChipScope, CORE Generator and PlanAhead are trademarks of Xilinx, Inc.

1 Introduction

SciEngines RIVYERA is a high performance reconfigurable computing platform. It is capable of massive performance gains compared to standard architectures. However, it does not follow the *von Neumann* architecture and therefore it requires a different style of programming, which is illustrated in this sample. ActiveRead is a very simple communication example to get in touch with the active read mechanism which is a special mode for the `se_read()` function. The active read is used for requesting a number of words from an FPGA, waiting for the reply and reading it. In this example, the FPGA may be asked to write an arbitrary number of words to the requester. These words initially start with 0 and are incremented word by word. It is also possible to change the starting number by writing it to an FPGA. It might be a good idea to have a look at the PingPong example first, before trying to understand this example.

2 RIVYERA Implementation

In contrast to the *PingPong* example, which uses the *passive read* mechanism, this example uses the *active read* mechanism.

The active read mechanism is defined by the SciEngines-API and allows the host or an FPGA to actively request and afterwards read an arbitrary number of 64 bit data words from a single FPGA. The active read is therefore internally divided into two parts:

1. Write a read request to an FPGA.
2. Wait for the answer and read it passively.

The read request is a special data packet that is sent to the target FPGA which is addressed by the active read. In contrast to regular data packet, the target command (`api_i_tgt_cmd`) is set to `CMD_RD` rather than `CMD_WR`. The data itself (`api_i_data`) is then an integer number which is the number of requested data packets. It is necessary for the FPGA design to explicitly handle incoming data packets which have the target command set to `CMD_RD`. Else the active read mechanism may not be used. Nevertheless, the active read is an optional feature and handling it in the FPGA design might be left away if there is no need for it.

`se_read()` implicitly does both parts -sending the read request and reading the requested data- when called with mode `SeReadActive`. But it may also be called with mode `SeReadRequest` to only write a read request to an FPGA. Afterwards `se_read()` may be called with mode `SeReadPassive` to wait for the requested data and read it passively. A typical active read communication flow is illustrated in figure 1.




Figure 1: Communication flow: `ar_current_word` is set to `0xCAFE` and three data packets are read actively.

The ActiveRead example is intended to illustrate and help understanding the active read mechanism.

2.1 FPGA Design

The FPGA design's key features are (see `activeread_main.vhd` in chapter 3.1):

1. Incoming read requests are handled for any possible target register address (0...62). The FPGA design replies to a read request by writing values to the request's source address. These written values are taken from the internal register `ar_current_word`. Each time a value is sent, it is incremented and stored again in `ar_current_word`. There are as many data packets sent as there are requested.
2. `ar_current_word` is not reset between different read requests.

3. `ar_current_word` may be set by sending a new value to target register address 0. Initially, `ar_current_word` is set to value 0.

Initially `ar_counter` is set to 0. While there is no incoming data packet, `api_i_empty_in` remains '1' and the if statement in line 129 is false. That means that there is no change in `ar_counter` until there is an incoming read request data packet.

Lets assume there is an incoming read request (which is the active read's first part) targetting register address 0. Further lets assume the active read is about to read one data packet. The read request data packet requests one reply data packet by setting `api_i_data_in` to 1.

In the first clock cycle this will happen:

The if statement in line 129 is true (`api_i_empty_in` equals '0' and indicates an incoming data packet). Also, `api_i_tgt_cmd_in` is equal to `CMD_RD` indicating a read request. Thus the elsif statement in line 147 is true. Then the first case in line 154 is applicable since the request's target register address is 0. Due to the request that requests one data packet, the if statement in line 155 is false (`api_i_data_in` equals 1 but `ar_counter` is still 0). So the lines 159-162 are processed (`ar_current_word` is incremented and sent; `ar_counter` is incremented). Note that the read request data packet is not yet acknowledged by setting `api_i_rd_en_out` to '1'.

In the second clock cycle:

The read request is not yet acknowledged. So the first case in line 154 is still applicable. But `ar_counter` now equals `api_i_data_in` (both are 1) which means the incoming read request is now acknowledged by setting `api_i_rd_en` to '1'. `ar_counter` is reset to its default value 0.

Third clock cycle:

The read request is now being acknowledged. The if statement in line 129 is false due to the `api_i_rd_en` signal being '1'. So the default assignment in line 111 resets the `api_i_rd_en` to '0' again. In the next clock cycle the process will be ready to handle another data packet.

2.2 Host Design

The host design's key features are (see `activeread.c` in chapter 4.1 and `ActiveRead.java` in chapter 5.1):

1. Three words are read actively from the first FPGA on the first card by using the SciEngines-host-API function `se_read()` with mode `SeReadActive`.
2. Ten words are read actively from the first FPGA on the first card by using `se_read()` with mode `ReadRequest` and again `se_read()` but with mode `SeReadPassive`. These two function calls are identical to the `se_read()` with mode `SeReadActive`.
3. `ar_current_word` is set to value `0xcafe` by writing it to the first FPGA on the first card using `se_write()`.
4. Finally five words are read actively from the first FPGA on the first card.

```

# actively reading 3 words from FPGA 0 in slot 0, register 0
src [s0 fH r0 cWR] >>> tgt [s0 f0 r0 cRD]: 0x0000000000000003
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000000
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000001
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000002
# requesting 10 words from FPGA 0 in slot 0, register 0
src [s0 fH r0 cWR] >>> tgt [s0 f0 r0 cRD]: 0x000000000000000a
# passively reading 10 words from FPGA 0 in slot 0, register 0
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000003
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000004
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000005
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000006
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000007
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000008
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x0000000000000009
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000000a
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000000b
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000000c
# writing the word 0xcafe to FPGA 0 in slot 0, register 0
# (for the ActiveRead example, this sets the start word for replies)
src [s0 fH r0 cWR] >>> tgt [s0 f0 r0 cWR]: 0x000000000000cafe
# actively reading 5 words from FPGA 0 in slot 0, register 0
src [s0 fH r0 cWR] >>> tgt [s0 f0 r0 cRD]: 0x0000000000000005
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000cafe
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000caff
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000cb00
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000cb01
tgt [s0 fH r0 cWR] <<< src [s0 f0 r0 cRD]: 0x000000000000cb02

```

Figure 2: This is a communication log for the example execution. Within the squared brackets the *s* stands for *slot*, *f* for *fpga*, *r* for *register*, *c* for *command*, *WR* for *CMD_WR*, *RD* for *CMD_RD* and *h* for *host*.

The communication that occurs when executing this example is represented in detail in [figure 2](#). Note that in this very simple example the FPGA and Slot addresses are hardcoded. The SciEngines-host-API functions `se_getSlotCount()` and `se_getFPGACount()` might be useful for setting addresses dynamically.

3 FPGA VHDL Sources

3.1 activeread_main.vhd

```
1  ---
2  -- Project: ActiveRead
3  -- File:    activeread_main.vhd
4  -- Date:   Thu Nov 22 16:03:58 CET 2012
5  -- Author: Daniel Siebert (SciEngines GmbH)
6  --
7  -- Description:
8  -- This is the ActiveRead example project.
9  --
10 -- Copyright (c) 2012-2015, SciEngines GmbH
11 -- All rights reserved.
12 --
13 -- Redistribution in source or binary forms, with or without modification,
14 -- is not permitted without specific prior written permission.
15 --
16 -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 -- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 -- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 -- OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 -- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 -- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 -- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 -- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 -- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 -- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 ---
28 library ieee;
29 use work.sciengines_api_types.all;
30 use ieee.std_logic_1164.all;
31 use ieee.std_logic_unsigned.all;
32 use ieee.std_logic_arith.all;
33
34 entity activeread_main is
35     generic (
36         NUM_LEDS          : integer
37     );
38     port (
39         -----
40         ----- API PORTS -----
41         -----
42         -- USER PORTS
43         api_clk_in          : in    std_logic;
44         api_rst_in          : in    std_logic;
45         api_led_out         : out   seBusFlag_type(NUM_LEDS-1 downto 0) := (others => '0');
46         api_hw_rev_in       : in    seHwRev_type;
47         -- ADDRESS PORTS
48         api_self_contr_in   : in    seFlag_type;
49         api_next_contr_in   : in    seSlotAddr_type;
50         api_prev_contr_in   : in    seSlotAddr_type;
51         api_self_slot_in    : in    seSlotAddr_type;
52         api_self_fpga_in    : in    seFpgaAddr_type;
53         -- OUTPUT REGISTER PORTS
54         api_o_clk_out       : out   std_logic;
55         api_o_rfd_in        : in    seFlag_type;
56         api_o_tgt_slot_out  : out   seSlotAddr_type := (others => '0');
57         api_o_tgt_fpga_out  : out   seFpgaAddr_type := (others => '0');
58         api_o_tgt_reg_out   : out   seRegAddr_type := (others => '0');
59         api_o_tgt_cmd_out   : out   seCmd_type      := CMD_WR;
60         api_o_src_reg_out   : out   seRegAddr_type := (others => '0');
61         api_o_src_cmd_out   : out   seCmd_type      := CMD_WR;
62         api_o_data_out      : out   seData_type     := (others => '0');
63         api_o_wr_en_out     : out   seFlag_type     := '0';
64         -- INPUT REGISTER PORTS
65         api_i_clk_out       : out   std_logic;
66         api_i_src_slot_in   : in    seSlotAddr_type;
67         api_i_src_fpga_in   : in    seFpgaAddr_type;
68         api_i_src_reg_in    : in    seRegAddr_type;
69         api_i_src_cmd_in    : in    seCmd_type;
70         api_i_tgt_reg_in    : in    seRegAddr_type;
71         api_i_tgt_cmd_in    : in    seCmd_type;
72         api_i_data_in       : in    seData_type;
73         api_i_empty_in      : in    seFlag_type;
74         api_i_am_empty_in   : in    seFlag_type;
75         api_i_rd_en_out     : out   seFlag_type     := '0'
76     );
77 end entity activeread_main;
78
79 architecture activeread_main_behave of activeread_main is
80
```

```

81 | -- Define some local signals because
82 | -- we can not read from the out-ports.
83 | signal api_i_rd_en      : seFlag_type      := '0';
84 | signal api_o_wr_en     : seFlag_type      := '0';
85 | signal ar_current_word : seData_type      := (others => '0');
86 | signal ar_counter      : seData_type      := (others => '0');
87 |
88 | begin
89 |
90 |     -- When defining an own clock domain to
91 |     -- run the user design with a different
92 |     -- clock, the following two lines should
93 |     -- probably be altered
94 |     api_i_clk_out <= api_clk_in;
95 |     api_o_clk_out <= api_clk_in;
96 |
97 |     -- route the internal signals to the out-ports
98 |     api_i_rd_en_out <= api_i_rd_en;
99 |     api_o_wr_en_out <= api_o_wr_en;
100 |
101 |     -- A Spartan 6 FPGA has two LEDs for debugging purposes.
102 |     -- Set these LEDs disabled here. Comment following
103 |     -- line and use this signal anywhere you want to!
104 |     api_led_out <= (others => '0');
105 |
106 |     activeread_process : process
107 |     begin
108 |         wait until rising_edge(api_clk_in);
109 |
110 |         -- Do not read anything by default.
111 |         api_i_rd_en <= '0';
112 |
113 |         -- Do not write anything by default.
114 |         api_o_wr_en <= '0';
115 |
116 |         -- Set the answer's target slot-,
117 |         -- fpga- and register-addresses.
118 |         api_o_tgt_slot_out <= api_i_src_slot_in;
119 |         api_o_tgt_fpga_out <= api_i_src_fpga_in;
120 |         api_o_tgt_reg_out  <= api_i_src_reg_in;
121 |         api_o_tgt_cmd_out  <= api_i_src_cmd_in;
122 |         api_o_src_reg_out  <= api_i_tgt_reg_in;
123 |         api_o_src_cmd_out  <= api_i_tgt_cmd_in;
124 |
125 |         if (api_rst_in = '1') then
126 |             -- While user_rst_in is high, the api
127 |             -- is not ready for use.
128 |         else
129 |             if (api_i_empty_in = '0'
130 |                 and api_i_rd_en = '0') then
131 |                 -- There is a new incoming data packet
132 |                 -- and this data packet has not been read last clock cycle.
133 |
134 |                 if (api_i_tgt_cmd_in = CMD_WR) then
135 |                     -- this is an incoming regular data packet
136 |                     -- which has been written using se_write
137 |                     case api_i_tgt_reg_in is
138 |                         when "000000" =>
139 |                             -- this means, we set the incoming payload as start value
140 |                             ar_current_word <= api_i_data_in;
141 |                             api_i_rd_en <= '1';
142 |                         when others =>
143 |                             -- only handle register 0,
144 |                             -- discard incoming data packet
145 |                             api_i_rd_en <= '1';
146 |                     end case;
147 |                 elsif (api_i_tgt_cmd_in = CMD_RD
148 |                         and api_o_rfd_in = '1') then
149 |                     -- this is an incoming read request data packet
150 |                     -- that has been written using se_read with mode
151 |                     -- SeReadActive or mode SeReadRequest.
152 |                     -- also the API is ready for data (rfd) to be written.
153 |                     case api_i_tgt_reg_in is
154 |                         when "000000" =>
155 |                             if (ar_counter = api_i_data_in) then
156 |                                 ar_counter <= (others => '0');
157 |                                 api_i_rd_en <= '1';
158 |                             else
159 |                                 ar_current_word <= ar_current_word + 1;
160 |                                 api_o_data_out <= ar_current_word;
161 |                                 api_o_wr_en <= '1';
162 |                                 ar_counter <= ar_counter + 1;
163 |                             end if;
164 |                         when others =>
165 |                             -- only handle register 0,
166 |                             -- discard any other incoming data packet

```



```

167         api_i_rd_en         <= '1';
168     end case;
169 else
170     -- This should never happen, but if it does,
171     -- we just discard the incoming data packet.
172     api_i_rd_en <= '1';
173 end if;
174 end if;
175 end if;
176 end process activeread_process;
177
178
179 end architecture activeread_main_behave;

```

4 Host C Sources

4.1 activeread.c

```

1  /*
2  * Project: ActiveRead
3  * File:   activeread.c
4  * Date:   Thu Nov 22 16:25:08 CET 2012
5  * Author: Daniel Siebert (SciEngines GmbH)
6  *
7  * Description:
8  * This is the ActiveRead example project.
9  *
10 * Copyright (c) 2012-2015, SciEngines GmbH
11 * All rights reserved.
12 *
13 * Redistribution in source or binary forms, with or without modification,
14 * is not permitted without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28 #include <stdio.h>
29 #include <stdlib.h>
30 #include <unistd.h>
31 #include <string.h>
32 #include <getopt.h>
33 #include <SeHostAPI.h>
34
35 #define API_ERROR_CHECK(x) {SE_STATUS rc = x; if(rc != SeApiSuccess) { printf("ERROR!_SciEngines_
API_returned_&d_(_&s)!\n", rc, se_status2str(rc)); exit(EXIT_FAILURE);} else { printf("SUCCESS
!\n"); }}
36
37 extern const char *__progname;
38 static const char *PROGRAM_NAME = "activeread";
39 static const char *PROGRAM_VERSION = "1.92.02";
40 static const char *COPYRIGHT_TXT = "Copyright_(c)_2012-2015,_SciEngines_GmbH";
41
42 const char* BIT_FILE = "../fpga/vhdl/xc6slx150-3fgg676/activeread_top.bit";
43 const char* SIM_FILE = "../fpga/vhdl/xc6slx150-3fgg676/activeread.sim";
44
45 static void printUsage() {
46     printf("Usage:_%s_[-options]_[BIT_FILE]\n", __progname);
47     printf("_____\n");
48     printf("where_options_include:\n");
49     printf("_____h_--help_____print_this_help_and_exit\n");
50     printf("_____v_--version_____print_product_version_and_exit\n");
51     printf("_____m_--machine_____run_your_program_on_a_specific_machine\n");
52 }
53
54 static void printVersion() {
55     printf("%s_version_%s\n", PROGRAM_NAME, PROGRAM_VERSION);
56     printf("%s\n", COPYRIGHT_TXT);
57 }
58
59 static int run_program(se_machine_t machine, const char* bit_file) {
60     SE_STATUS         retval = EXIT_SUCCESS;
61     SE_ADDR           addr;          /* address structure */

```

```

62 | __uint64_t      pReceive[10]; /* received data words */
63 | __uint64_t      send;         /* send data word   */
64 | SE_CONTROLLERINFO controllerInfo;
65 | size_t          tc;
66 | size_t          i;
67 |
68 | printf("Running_ActiveRead_with_SciEngines_RIVYERA_Host-API_v_%02u.%02u_%(s)... \n\n",
69 |        SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP,
70 |        SE_API_VERSION_REVISION);
71 |
72 | if (machine >= se_getMachineCount()) {
73 |     printf("Error:_No_such_index:_%u\n", machine);
74 |     return EXIT_FAILURE;
75 | }
76 |
77 | printf("Allocating_machine_%u:", machine);
78 | API_ERROR_CHECK(se_allocMachine(machine, NULL))
79 |
80 | /* set address to all slots, all FPGAs. */
81 | addr.contr = 0;
82 | addr.slot  = SE_ADDR_SLOT_ALL;
83 | addr.fpga  = SE_ADDR_FPGA_ALL;
84 | addr.reg   = 0;
85 |
86 | printf("Getting_controller_information_for_machine_%u:", machine);
87 | API_ERROR_CHECK(se_getControllerInfo(machine, addr.contr, &controllerInfo));
88 | printf("Programming_fpgas:");
89 | if (strcmp(controllerInfo.driver_name, "isim") == 0) {
90 |     API_ERROR_CHECK(se_program(machine, &addr, SIM_FILE, 5000))
91 | } else if (bit_file) {
92 |     API_ERROR_CHECK(se_program(machine, &addr, bit_file, 5000))
93 | } else {
94 |     API_ERROR_CHECK(se_program(machine, &addr, BIT_FILE, 5000))
95 | }
96 |
97 | addr.slot = 0;
98 | addr.fpga = 0;
99 | printf("\nActively_reading_3_words_from_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:",
100 |        machine, addr.contr, addr.slot, addr.fpga, addr.reg);
101 | API_ERROR_CHECK(se_read(machine, &addr, pReceive, 3, SeReadActive, &tc, 5000))
102 | for (i = 0; i < tc; i++) {
103 |     printf("Received_value_at_index_%-2zu:_0x%016lx.\n", i, pReceive[i]);
104 | }
105 |
106 | printf("\nRequesting_10_words_from_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:", machine,
107 |        addr.contr, addr.slot, addr.fpga, addr.reg);
108 | API_ERROR_CHECK(se_read(machine, &addr, NULL, 10, SeReadRequest, &tc, 5000))
109 | printf("Passively_reading_3_words_from_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:",
110 |        machine, addr.contr, addr.slot, addr.fpga, addr.reg);
111 | API_ERROR_CHECK(se_read(machine, &addr, pReceive, 10, SeReadPassive, &tc, 5000))
112 | for (i = 0; i < tc; i++) {
113 |     printf("Received_value_at_index_%-2zu:_0x%016lx.\n", i, pReceive[i]);
114 | }
115 |
116 | send = 0xcaffe;
117 | printf("\nWriting_value_0x%016lx_to_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:", send,
118 |        machine, addr.contr, addr.slot, addr.fpga, addr.reg);
119 | API_ERROR_CHECK(se_write(machine, &addr, &send, 1, NULL, 5000))
120 |
121 | printf("Actively_reading_5_words_from_[machine_%u,_contr_%u,_slot_%u,_fpga_%u,_reg_%u]:", machine,
122 |        addr.contr, addr.slot, addr.fpga, addr.reg);
123 | API_ERROR_CHECK(se_read(machine, &addr, pReceive, 5, SeReadActive, &tc, 5000))
124 | for (i = 0; i < tc; i++) {
125 |     printf("Received_value_at_index_%-2zu:_0x%016lx.\n", i, pReceive[i]);
126 | }
127 |
128 | printf("Deprogramming_fpgas:");
129 | addr.slot = SE_ADDR_SLOT_ALL;
130 | addr.fpga = SE_ADDR_FPGA_ALL;
131 | API_ERROR_CHECK(se_deprogram(machine, &addr))
132 |
133 | printf("Freeing_machine_%u:", machine);
134 | API_ERROR_CHECK(se_freeMachine(machine))
135 |
136 | return retval;
137 | }
138 |
139 | int main(int argc, char* const argv[] ) {
140 |     /* getopt_long stores the option index here. */
141 |     int option_index = 0;
142 |     char c;
143 |     const char *bit_file = NULL;
144 |     se_machine_t machine = 0;
145 |
146 |     static struct option long_options[] = {
147 |         {"help", no_argument, NULL, 'h'},
148 |         {"version", no_argument, NULL, 'v'},

```

```

144     {"machine",      required_argument,  NULL, 'm'},
145     {"timestamp",   no_argument,       NULL, 1},
146     {0, 0, 0, 0}
147 };
148
149 while ((c = getopt_long(argc, argv, "hvm:", long_options, &option_index) != -1) {
150     switch (c) {
151         case 'h':
152             printUsage();
153             exit(EXIT_SUCCESS);
154             break;
155         case 'v':
156             printVersion();
157             exit(EXIT_SUCCESS);
158             break;
159         case 'm':
160             if (sscanf(optarg, "%u", &machine) != 1){
161                 fprintf(stderr, "Could_not_read_argument_%s\n", optarg);
162             }
163             else{
164             }
165             break;
166         case 1:
167             printf("%s_%s\n", __DATE__, __TIME__);
168             exit(EXIT_SUCCESS);
169             break;
170         default:
171             exit(EXIT_FAILURE);
172             break;
173     }
174 }
175
176 if (optind + 1 < argc) {
177     fprintf(stderr, "Unexpected_argument:_%s\n", argv[optind + 1]);
178     exit(EXIT_FAILURE);
179 } else {
180     if (optind < argc) {
181         bit_file = argv[optind];
182     }
183     exit(run_program(machine, bit_file));
184 }
185
186 return 0;
187 }

```

5 Host Java Sources

5.1 ActiveRead.java

```

1  import com.sciengines.rivyera.api.types.*;
2  import com.sciengines.rivyera.api.types.exceptions.*;
3  import static com.sciengines.rivyera.api.SciEngines_API.*;
4  import static com.sciengines.rivyera.api.SciEngines_API_Const.*;
5  import java.nio.ByteBuffer;
6  import java.nio.ByteOrder;
7
8  /**
9   * Project: ActiveRead
10  * Date:    Thu Nov 22 16:25:08 CET 2012
11  * @author  Daniel Siebert (SciEngines GmbH)
12  *
13  * Description:
14  * This is the ActiveRead example project.
15  *
16  * Copyright (c) 2012-2015, SciEngines GmbH
17  * All rights reserved.
18  *
19  * Redistribution in source or binary forms, with or without modification,
20  * is not permitted without specific prior written permission.
21  *
22  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
23  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
24  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
25  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
26  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
27  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
28  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
29  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
30  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

```

```

32 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 | */
34 | public class ActiveRead {
35 |
36 |     private static final String PROGRAM_NAME = "activeread";
37 |     private static final String PROGRAM_VERSION = "1.92.02";
38 |     private static final String COPYRIGHT_TXT = "Copyright_(c)_2012-2015,_SciEngines_GmbH";
39 |
40 |     private static final String BIT_FILE = "../.../fpga/vhdl/xc6slx150-3fgg676/activeread_top.bit";
41 |     private static final String SIM_FILE = "../.../fpga/vhdl/xc6slx150-3fgg676/activeread.sim";
42 |
43 |     private static void printUsage() {
44 |         System.out.println("Usage:_java_ + PROGRAM_NAME + "[-options]_[BIT_FILE]");
45 |         System.out.println("____");
46 |         System.out.println("where_options_include:");
47 |         System.out.println("____-h_--help_____print_this_help_and_exit");
48 |         System.out.println("____-v_--version_____print_product_version_and_exit");
49 |         System.out.println("____-m_--machine_____run_your_program_on_a_specific_machine");
50 |     }
51 |
52 |     static void printVersion() {
53 |         System.out.println(PROGRAM_NAME + "_version_" + PROGRAM_VERSION);
54 |         System.out.println(COPYRIGHT_TXT);
55 |     }
56 |
57 |     public static int run_program(int machine, String bitFile) {
58 |         int         retval = 0;
59 |         SeOptions   options;
60 |         SeAddress   addr;           /* address structure */
61 |         long        receive;       /* received data word */
62 |         long        send;          /* send data word */
63 |         ByteBuffer  payload;
64 |         SeControllerInfo controllerInfo;
65 |         long        tc;
66 |
67 |         options = new SeOptions(
68 |             SeOptions.SeWriteBehavior.se_write_async,
69 |             SeOptions.SeRoutingMethod.se_routing_normal);
70 |         payload = ByteBuffer.allocateDirect(8 * 10)
71 |             .order(ByteOrder.nativeOrder());
72 |         System.out.printf("Running_ActiveRead_with_SciEngines_RIVYERA_Host-API_v_%02d.%02d.%02d_(%s)
73 |             ...\\n\\n",
74 |                 SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP, SE_API_VERSION_REVISION)
75 |
76 |         if (machine >= se_getMachineCount()) {
77 |             System.out.println("no_such_index:_ + machine);
78 |             System.exit(1);
79 |         }
80 |
81 |         try {
82 |             System.out.print("Allocating_machine_" + machine + ":_");
83 |             se_allocMachine(machine, options);
84 |             System.out.println("SUCCESS!");
85 |
86 |             addr = new SeAddress(0, SE_ADDR_SLOT_ALL, SE_ADDR_FPGA_ALL, 0);
87 |             System.out.printf("Getting_controller_information_for_machine_%d:_", machine);
88 |             controllerInfo = se_getControllerInfo(machine, addr.contr);
89 |             System.out.println("SUCCESS!");
90 |
91 |             System.out.print("Programming_fpgas:_");
92 |             if ("isim".equals(controllerInfo.getDriverName())) {
93 |                 se_program(machine, addr, SIM_FILE, 5000);
94 |             } else if (bitFile != null) {
95 |                 se_program(machine, addr, bitFile, 5000);
96 |             } else {
97 |                 se_program(machine, addr, BIT_FILE, 5000);
98 |             }
99 |             System.out.println("SUCCESS!");
100 |
101 |             addr.slot = 0;
102 |             addr.fpga = 0;
103 |             addr.reg = 0;
104 |
105 |             System.out.printf("\\nActively_reading_3_words_from_[machine_%d,_contr_%d,_slot_%d,_fpga_%d,_
106 |                 reg_%d]:_",
107 |                 machine, addr.contr, addr.slot, addr.fpga, addr.reg);
108 |             tc = se_read(machine, addr, payload, 3, SE_READ_ACTIVE,
109 |                 1000);
110 |             System.out.println("Success!");
111 |             for (int i = 0; i < tc; i++) {
112 |                 receive = payload.getLong(i * 8);
113 |                 System.out.printf("Received_value_at_index_%-2d:_0x%016x.\\n", i, receive);
114 |             }
115 |
116 |             System.out.printf("\\nRequesting_10_words_from_[machine_%d,_contr_%d,_slot_%d,_fpga_%d,_reg_%
117 |                 d]:_",

```

```

115         machine, addr.contr, addr.slot, addr.fpga, addr.reg);
116     tc = se_read(machine, addr, payload, 10, SE_READ_REQUEST,
117         1000);
118     System.out.println("Success!");
119
120     System.out.printf("Passively_reading_10_words_from_[machine_%d,_contr_%d,_slot_%d,_fpga_%d,_
121         reg_%d]:_",
122         machine, addr.contr, addr.slot, addr.fpga, addr.reg);
123     tc = se_read(machine, addr, payload, 10, SE_READ_PASSIVE,
124         1000);
125     System.out.println("Success!");
126     for (int i = 0; i < tc; i++) {
127         receive = payload.getLong(i * 8);
128         System.out.printf("Received_value_at_index_%-2d:_0x%016x.\n", i, receive);
129     }
130     send = 0xcafe;
131     System.out.printf("\nWriting_value_0x%016x_to_[machine_%d,_contr_%d,_slot_%d,_fpga_%d,_reg_%
132         d]:_",
133         send, machine, addr.contr, addr.slot, addr.fpga, addr.reg);
134     payload.putLong(0, send);
135     se_write(machine, addr, payload, 1, 1000);
136     System.out.println("Success!");
137
138     System.out.printf("Actively_reading_5_words_from_[machine_%d,_contr_%d,_slot_%d,_fpga_%d,_
139         reg_%d]:_",
140         machine, addr.contr, addr.slot, addr.fpga, addr.reg);
141     tc = se_read(machine, addr, payload, 5, SE_READ_ACTIVE,
142         1000);
143     System.out.println("Success!");
144     for (int i = 0; i < tc; i++) {
145         receive = payload.getLong(i * 8);
146         System.out.printf("Received_value_at_index_%-2d:_0x%016x.\n", i, receive);
147     }
148
149     System.out.print("Deprogramming_fpgas:_");
150     addr.slot = SE_ADDR_SLOT_ALL;
151     addr.fpga = SE_ADDR_FPGA_ALL;
152     se_deprogram(machine, addr);
153     System.out.println("SUCCESS!");
154
155     System.out.print("Freeing_machine_" + machine + ":_");
156     se_freeMachine(machine);
157     System.out.println("SUCCESS!");
158 } catch (SeApiException e) {
159     System.err.println("Failed:_ " + e.getMessage());
160 }
161
162 return retval;
163 }
164
165 public static void main(String[] args) {
166     String bitFile = null;
167     int machine = 0;
168
169     for (int optind = 0; optind < args.length; optind++) {
170         if (args[optind].equals("-h") || args[optind].equals("--help")) {
171             printUsage();
172             System.exit(0);
173         } else if (args[optind].equals("-v") || args[optind].equals("--version")) {
174             printVersion();
175             System.exit(0);
176         } else if (args[optind].equals("-m") || args[optind].equals("--machine")) {
177             optind++;
178             if (optind < args.length) {
179                 machine = Integer.parseInt(args[optind]);
180             } else {
181                 System.err.println("Missing_argument_for_option_" + args[optind - 1]);
182                 System.exit(1);
183             }
184         } else if (bitFile == null) {
185             bitFile = args[optind];
186         } else {
187             System.err.println("Unexpected_argument_\\"" + args[optind] + "\"");
188             System.exit(1);
189         }
190     }
191     System.exit(run_program(machine, bitFile));
192 }

```


Thank you for choosing an original SciEngines product.

Imprint

Responsible for content:

Firm SciEngines GmbH

Street Am Kiel-Kanal 2

ZIP D-24106

City Kiel

Country Germany

Phone +49 431 9086200 0

Email info@sciengines.com

WWW <http://www.sciengines.com>

CEO Gerd Pfeiffer

Commercial Register Amtsgericht Kiel

Commercial Register No. HR B 9565 KI

VAT- Identification Number DE 814955925

Disclaimer: Any information contained in this document is confidential, and only intended for reception and use by the specified person who bought the SciEngines product. Drawings, pictures, illustration and estimations are non binding and for illustration purposes only. If you are not the intended recipient, please return the document to the sender and delete any copies afterwards. In this case any copying, forwarding, printing, disclosure and use is strictly prohibited.