



SciEngines
massively parallel computing

RIVYERA

reconfigure versatilyly your efficient raw architecture

PingPong

Version 2.0.1.0

SciEngines GmbH
Fraunhoferstrasse 13
24118 Kiel
Germany

www.sciengines.com

Revision: 1.91.00 January 24, 2013

Table of Contents

1	Introduction	4
2	RIVYERA Implementation	5
3	FPGA VHDL Sources	6
3.1	pingpong_main.vhd	6
4	Host C Sources	8
4.1	pingpong.c	8

The Information in this document is provided for use with SciEngines GmbH ('SciEngines') products. No license, express or implied, to any intellectual property associated with this document or such products is granted by this document.

All products described in this document whose name is prefaced by 'COPACOBANA', 'RIVYERA', 'SciEngines' or 'SciEngines enhanced' ('SciEngines products') are owned by SciEngines GmbH (or those companies that have licensed technology to SciEngines) and are protected by patents, trade secrets, copyrights or other industrial property rights. The SciEngines products described in this document may still be in development. The final form of each product and release date thereof is at the sole and absolute discretion of SciEngines. Your purchase, license and/or use of SciEngines products shall be subject to SciEngines's then current sales terms and conditions.

Trademarks The following are trademarks of SciEngines GmbH in the United States and other countries:

- SciEngines GmbH,
- SciEngines Massively Parallel Computing,
- SciEngines Logo,
- COPACOBANA, COPACOBANA RIVYERA, RIVYERA, IPANEMA

Trademarks of other companies

- Intel is a registered trademark of Intel Corporation.
- Linux is a registered trademark of Linus Torvalds.
- Oracle, Oracle Enterprise Linux are a registered trademark of the Oracle Corporation.
- RedHat, RedHat Enterprise Linux are a registered trademark of the RedHat Corporation.
- Xilinx, Virtex and ISE are registered trademarks of Xilinx in the United States and other countries.
- ChipScope, CORE Generator and PlanAhead are trademarks of Xilinx, Inc.

1 Introduction

SciEngines RIVYERA is a high performance reconfigurable computing platform. It is capable of massive performance gains compared to standard architectures. However, it does not follow the *von Neumann* architecture and therefore it requires a different style of programming, which is illustrated in this sample.

PingPong is a very simple communication example to get in first touch with SciEngines RIVYERA platform. It follows the basic functionality of the commonly known *ping*. In general, *ping* is executed on one system, triggers a communication partner and waits for its reply. Common implementations additionally measure the time, that it takes the system to complete the action. In this example, things are kept as easy as possible, which is why an additional timer is not added.


To stress the asynchronicity of the system, which is a really important factor in algorithmic design, the autonomous write feature of the Machine API is used. Therefore, the FPGA directly replies to sent words, without waiting for a read request.

2 RIVYERA Implementation

This example shows how to realize simple communication with an FPGA. As noted in the introduction, the example uses the FPGA's autonomous write feature, which causes the host not to actively request information but only waits for an answer of any FPGA. This mechanism for reading is also called *passive read*.

The PingPong example is implemented as follows: After being programmed, an arbitrary number is written to any FPGA on any slots. Whenever an FPGA receives a number (signaled by `api_i_empty_in` low), it reacts by sending exactly the same number back to the sender.

Now after sending, the host waits for incoming data using the API function `se_waitForData()`. `se_waitForData()` waits for data from any possible source to be sent to the host and then writes the source address to the provided `SE_ADDR` structure. Using `se_waitForData()` is not really necessary in this example because we always know the address for incoming data: It is the same as the target address for the `se_write()` call. Once `se_waitForData()` recognizes incoming data (this is when `se_waitForData()` returns successfully), it reads the data from the API internal buffer and writes it to the user provided buffer.



3 FPGA VHDL Sources

3.1 pingpong_main.vhd

```
1  ---
2  -- Project: PingPong
3  -- File:   pingpong_main.vhd
4  -- Date:   Thu Nov 22 16:03:58 CET 2012
5  -- Author: sciengines
6  ---
7  -- Description:
8  -- Copyright (c) 2012-2013, SciEngines GmbH
9  -- All rights reserved.
10 ---
11 -- Redistribution and use in binary forms, with or without modification,
12 -- are permitted provided that the following conditions are met
13 ---
14 -- * Redistributions of source code is not permitted otherwise
15 --   redistributions of source code must retain the above copyright
16 --   notice, this list of conditions and the following disclaimer.
17 -- * Redistributions in binary form must reproduce the above copyright
18 --   notice, this list of conditions and the following disclaimer in
19 --   the documentation and/or other materials provided with the
20 --   distribution.
21 -- * Neither the name of the SciEngines GmbH nor the names of its
22 --   contributors may be used to endorse or promote products derived
23 --   from this software without specific prior written permission.
24 ---
25 -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 -- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 -- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 -- OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 -- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 -- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 -- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 -- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 -- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 -- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 ---
37 library ieee;
38 use work.sciengines_api_types.all;
39 use ieee.STD_LOGIC_1164.all;
40
41 -- Uncomment the following library declaration if using
42 -- arithmetic functions with Signed or Unsigned values
43 --use IEEE.NUMERIC_STD.ALL;
44
45 -- Uncomment the following library declaration if instantiating
46 -- any Xilinx primitives in this code.
47 --library UNISIM;
48 --use UNISIM.VComponents.all;
49
50 entity pingpong_main is
51   generic (
52     NUM_LEDS          : integer
53   );
54   port (
55     -----
56     ----- API PORTS -----
57     -----
58     -- USER PORTS
59     api_clk_in        : in   std_logic;
60     api_rst_in        : in   std_logic;
61     api_led_out       : out  seBusFlag_type(NUM_LEDS-1 downto 0)
62       := (others => '0');
63     -- ADDRESS PORTS
64     api_self_contr_in : in   seFlag_type;
65     api_next_contr_in : in   seSlotAddr_type;
66     api_prev_contr_in : in   seSlotAddr_type;
67     api_self_slot_in  : in   seSlotAddr_type;
68     api_self_fpga_in  : in   seFpgaAddr_type;
69     -- OUTPUT REGISTER PORTS
70     api_o_clk_out     : out  std_logic;
71     api_o_rfd_in      : in   seFlag_type;
72     api_o_tgt_slot_out : out  seSlotAddr_type := (others => '0');
73     api_o_tgt_fpga_out : out  seFpgaAddr_type := (others => '0');
74     api_o_tgt_reg_out  : out  seRegAddr_type := (others => '0');
75     api_o_tgt_cmd_out  : out  seCmd_type := CMD_WR;
76     api_o_src_reg_out  : out  seRegAddr_type := (others => '0');
77     api_o_src_cmd_out  : out  seCmd_type := CMD_WR;
78     api_o_data_out     : out  seData_type := (others => '0');
79     api_o_wr_en_out    : out  seFlag_type := '0';
80     -- INPUT REGISTER PORTS
81     api_i_clk_out     : out  std_logic;
82     api_i_src_slot_in : in   seSlotAddr_type;
83     api_i_src_fpga_in : in   seFpgaAddr_type;
84     api_i_src_reg_in  : in   seRegAddr_type;
85     api_i_src_cmd_in  : in   seCmd_type;
86     api_i_tgt_reg_in  : in   seRegAddr_type;
87     api_i_tgt_cmd_in  : in   seCmd_type;
88     api_i_data_in     : in   seData_type;
```

```

88     api_i_empty_in      : in    seFlag_type;
89     api_i_am_empty_in  : in    seFlag_type;
90     api_i_rd_en_out    : out   seFlag_type    := '0'
91 );
92 end entity pingpong_main;
93
94 architecture pingpong_main_behave of pingpong_main is
95
96     -- Define some local signals because
97     -- we can not read from the out-ports.
98     signal api_i_rd_en    : seFlag_type    := '0';
99     signal api_o_wr_en    : seFlag_type    := '0';
100
101 begin
102
103     -- When defining an own clock domain to
104     -- run the user design with a different
105     -- clock, the following two lines should
106     -- probably be altered
107     api_i_clk_out <= api_clk_in;
108     api_o_clk_out <= api_clk_in;
109
110     -- route the internal signals to the out-ports
111     api_i_rd_en_out <= api_i_rd_en;
112     api_o_wr_en_out <= api_o_wr_en;
113
114     -- A Spartan 3 FPGA has one LED and a Spartan 6 FPGA
115     -- has two LEDs for debugging purposes.
116     -- Set these LEDs disabled here. Comment following
117     -- line and use this signal anywhere, you want to!
118     api_led_out <= (others => '0');
119
120     ping_pong : process
121     begin
122         wait until rising_edge(api_clk_in);
123
124         -- Do not read anything by default.
125         api_i_rd_en <= '0';
126
127         -- Do not write anything by default.
128         api_o_wr_en <= '0';
129
130         -- Set the answer's target slot-,
131         -- fpga- and register-addresses.
132         api_o_tgt_slot_out <= api_i_src_slot_in;
133         api_o_tgt_fpga_out <= api_i_src_fpga_in;
134         api_o_tgt_reg_out <= api_i_src_reg_in;
135         api_o_tgt_cmd_out <= api_i_src_cmd_in;
136         api_o_src_reg_out <= api_i_tgt_reg_in;
137         api_o_src_cmd_out <= api_i_tgt_cmd_in;
138
139         -- We always pingpong the incoming words.
140         -- In others words: We take the incoming
141         -- word and copy it to the output register.
142         api_o_data_out <= api_i_data_in;
143
144         if (api_rst_in = '1') then
145             -- While user_rst_out is high, the api
146             -- is not ready for use.
147         else
148             if (api_i_empty_in = '0'
149                 and api_i_rd_en = '0'
150                 and api_o_rfd_in = '1') then
151                 -- There is a new word
152                 -- and this word has not been read last clock cycle
153                 -- and the API is ready for data (rfd) o be written.
154
155                 if (api_i_tgt_cmd_in = CMD_WR) then
156                     -- Only for target command CMD_WR
157                     -- pingpong the incoming word.
158
159                     -- Acknowledge incoming data.
160                     api_i_rd_en <= '1';
161
162                     -- Tell the API there is a
163                     -- new word to be written.
164                     api_o_wr_en <= '1';
165                 else
166                     -- In this example, we do not handle different
167                     -- target commands than CMD_WR, so we just
168                     -- discard the incoming word.
169                     api_i_rd_en <= '1';
170                 end if;
171             end if;
172         end if;
173     end process ping_pong;
174
175 end architecture pingpong_main_behave;
176

```

4 Host C Sources

4.1 pingpong.c

```
1  /*
2  * Project: PingPong
3  * File:   pingpong.c
4  * Date:   Thu Nov 22 16:25:08 CET 2012
5  * Author: dsi
6  *
7  * Description:
8  * Insert your project description here...
9  */
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <unistd.h>
13 #include <string.h>
14 #include <getopt.h>
15 #include <SeHostAPI.h>
16
17 #define API_ERROR_CHECK(x) {SE_STATUS rc = x; if(rc != SeApiSuccess) {
18     printf("ERROR!_SciEngines_API_returned_%d_(=_%s)!\n", rc,
19     se_status2str(rc)); exit(EXIT_FAILURE);} else { printf("SUCCESS!\n");
20     }}
21
22 extern const char *__programe;
23 static const char *PROGRAM_NAME = "pingpong";
24 static const char *PROGRAM_VERSION = "1.91.00";
25 static const char *COPYRIGHT_TXT = "Copyright_(c)_2013,_SciEngines_GmbH";
26
27 const char* BIT_FILE_S3 = ".././../fpga/vhdl/xc3s5000-4fg676/pingpong_top
28     .bit";
29 const char* BIT_FILE_S6 = ".././../fpga/vhdl/xc6slx150-3fgg676/
30     pingpong_top.bit";
31
32 static void printUsage() {
33     printf("Usage:_%s_[-options]_[BIT_FILE]\n", __programe);
34     printf("____\n");
35     printf("where_options_include:\n");
36     printf("____-h_--help_____print_this_help_and_exit\n");
37     printf("____-v_--version_____print_product_version_and_exit\n");
38 }
39
40 static void printVersion() {
41     printf("%s_version_%s\n", PROGRAM_NAME, PROGRAM_VERSION);
42     printf("%s\n", COPYRIGHT_TXT);
43 }
44
45 static int run_program(se_machine_t machine, const char* bitFile) {
46     SE_STATUS  retval = EXIT_SUCCESS;
47     se_slot_t  cslot;
48     se_fpga_t  cfpga;
49     SE_SLOTINFO pSLOTInfo;
50     SE_FPGAINFO pFPGAInfo;
51     SE_ADDR    addr;          /* address structure */
52     se_slot_t  slotCount;    /* number of slots */
53     se_fpga_t  fpgaCount;    /* number of fpgas */
54     __uint64_t receive;      /* received data word */
55     __uint64_t send;         /* send data word */
56
57     printf("Running_example_for_SciEngines_Riviera_Host-API_v_%d.%d.%d_(%s)
58     ... \n\n",
59     SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP,
60     SE_API_VERSION_REVISION);
61
62     if (machine >= se_getMachineCount()) {
63         printf("Error:_No_such_index_%d\n", machine);
64         exit(EXIT_FAILURE);
65     }
66
67     printf("Allocating_device_%d:", machine);
68     API_ERROR_CHECK(se_allocMachine(machine, NULL))
69
70     /* determine how many slots our machine has */
71     API_ERROR_CHECK(se_getSlotCount(machine, &slotCount))
72     printf("%d_card(s)_found.\n", slotCount);
73
74     /* set address to all slots, all FPGAs. */
75     addr.slot = SE_ADDR_SLOT_ALL;
76     addr.fpga = SE_ADDR_FPGA_ALL;
77     addr.reg = 0;
78     addr.contr = 0;
79     printf("Programming_fpgas:_");
80     API_ERROR_CHECK(se_program(machine, &addr, bitFile, 1000))
81
82     /* now we ping each fpga... */
83     send = 123;
84     for (cslot = 0; cslot < slotCount; cslot++) {
85         addr.slot = cslot;
86         se_getSlotInfo(machine, cslot, &pSLOTInfo);
87         fpgaCount = pSLOTInfo.fpgaCount;
88         for (cfpga = 0; cfpga < fpgaCount; cfpga++) {
89             addr.fpga = cfpga;
```

```

84     API_ERROR_CHECK(se_getFPGAInfo(machine, &addr, &pFPGAInfo))
85     addr.slot = cslot;
86     addr.fpga = cfpga;
87     printf("Writing_value_%ld_to_[machine_%d,_contr_%d,_slot_%d,_fpga
      _%d,_reg_%d]:_", send, machine, addr.contr, addr.slot, addr.
      fpga, addr.reg);
88     API_ERROR_CHECK(se_write(machine, &addr, &send, 1, NULL, 1000))
89
90     printf("Wait_for_data:");
91     API_ERROR_CHECK(se_waitForData(machine, 0, &addr, NULL, 1000))
92
93     printf("Passively_reading_32_words_from_[machine_%d,_contr_%d,_
      slot_%d,_fpga_%d,_reg_%d]:_", machine, addr.contr, addr.slot
      , addr.fpga, addr.reg);
94     API_ERROR_CHECK(se_read(machine, &addr, &receive, 1,
      SeReadPassive, NULL, 1000))
95
96     printf("Read_value_%ld.\n", receive);
97
98     if (addr.slot != cslot) {
99         fprintf(stderr, "addr.slot!=_cslot\n");
100        retval = EXIT_FAILURE;
101    } else if (addr.fpga != cfpga) {
102        fprintf(stderr, "addr.fpga!=_cfpga\n");
103        retval = EXIT_FAILURE;
104    } else if (send != receive) {
105        fprintf(stderr, "send!=_receive\n");
106        retval = EXIT_FAILURE;
107    }
108    send++;
109 }
110 }
111
112 printf("Deprogramming_fpgas:_");
113 addr.slot = SE_ADDR_SLOT_ALL;
114 addr.fpga = SE_ADDR_FPGA_ALL;
115 API_ERROR_CHECK(se_deprogram(machine, &addr))
116
117 printf("Freeing_device_%d:", machine);
118 API_ERROR_CHECK(se_freeMachine(machine))
119
120 exit(retval);
121 }
122
123 int main(int argc, char* const argv[] ) {
124     /* getopt_long stores the option index here. */
125     int option_index = 0;
126     char c;
127     const char *bit_file = BIT_FILE_S6;
128
129     static struct option long_options[] = {
130         {"help",          no_argument,          NULL, 'h'},
131         {"version",       no_argument,          NULL, 'v'},
132         {"timestamp",     no_argument,          NULL, 0},
133         {0, 0, 0, 0}
134     };
135
136     while ((c = getopt_long(argc, argv, "hv", long_options, &option_index))
137            != -1) {
138         switch (c) {
139             case 'h':
140                 printUsage();
141                 exit(EXIT_SUCCESS);
142                 break;
143             case 'v':
144                 printVersion();
145                 exit(EXIT_SUCCESS);
146                 break;
147             case 0:
148                 if (strcmp("timestamp", long_options[option_index].name) == 0) {
149                     printf("%s_%s\n", __DATE__, __TIME__);
150                     exit(EXIT_SUCCESS);
151                 }
152                 break;
153             default:
154                 exit(EXIT_FAILURE);
155                 break;
156         }
157     }
158
159     if (optind + 1 < argc) {
160         fprintf(stderr, "Unexpected_argument:_%s\n", argv[optind + 1]);
161         exit(EXIT_FAILURE);
162     } else {
163         if (optind < argc) {
164             bit_file = argv[optind];
165         }
166         exit(run_program(0, bit_file));
167     }
168
169     return 0;
170 }

```


Thank you for choosing an original SciEngines product.

Imprint

Responsible for content:

Firm SciEngines GmbH

Street Fraunhoferstr 13

ZIP D-24118

City Kiel

Country Germany

Phone +49 431 5302 482

Email info@sciengines.com

WWW <http://www.sciengines.com>

CEO Gerd Pfeiffer

Commercial Register Amtsgericht Kiel

Commercial Register No. HR B 9565 KI

VAT- Identification Number DE 814955925

Disclaimer: Any information contained in this document is confidential, and only intended for reception and use by the specified person who bought the SciEngines product. Drawings, pictures, illustration and estimations are non binding and for illustration purposes only. If you are not the intended recipient, please return the document to the sender and delete any copies afterwards. In this case any copying, forwarding, printing, disclosure and use is strictly prohibited.