



SciEngines
massively parallel computing

RIVYERA

reconfigure versatilyly your efficient raw architecture

ActiveRead

Version 2.0.1.0

SciEngines GmbH
Fraunhoferstrasse 13
24118 Kiel
Germany

www.sciengines.com

Revision: 1.91.00 January 24, 2013

Table of Contents

1 Introduction	4
2 RIVYERA Implementation	5
3 FPGA VHDL Sources	7
3.1 activeread_main.vhd	7
4 Host C Sources	9
4.1 activeread.c	9

The Information in this document is provided for use with SciEngines GmbH ('SciEngines') products. No license, express or implied, to any intellectual property associated with this document or such products is granted by this document.

All products described in this document whose name is prefaced by 'COPACOBANA', 'RIVYERA', 'SciEngines' or 'SciEngines enhanced' ('SciEngines products') are owned by SciEngines GmbH (or those companies that have licensed technology to SciEngines) and are protected by patents, trade secrets, copyrights or other industrial property rights. The SciEngines products described in this document may still be in development. The final form of each product and release date thereof is at the sole and absolute discretion of SciEngines. Your purchase, license and/or use of SciEngines products shall be subject to SciEngines's then current sales terms and conditions.

Trademarks The following are trademarks of SciEngines GmbH in the United States and other countries:

- SciEngines GmbH,
- SciEngines Massively Parallel Computing,
- SciEngines Logo,
- COPACOBANA, COPACOBANA RIVYERA, RIVYERA, IPANEMA

Trademarks of other companies

- Intel is a registered trademark of Intel Corporation.
- Linux is a registered trademark of Linus Torvalds.
- Oracle, Oracle Enterprise Linux are a registered trademark of the Oracle Corporation.
- RedHat, RedHat Enterprise Linux are a registered trademark of the RedHat Corporation.
- Xilinx, Virtex and ISE are registered trademarks of Xilinx in the United States and other countries.
- ChipScope, CORE Generator and PlanAhead are trademarks of Xilinx, Inc.

1 Introduction

SciEngines RIVYERA is a high performance reconfigurable computing platform. It is capable of massive performance gains compared to standard architectures. However, it does not follow the *von Neumann* architecture and therefore it requires a different style of programming, which is illustrated in this sample.

ActiveRead is a very simple communication example to get in touch with the active read mechanism which is a special mode for the `se_read()` function. The active read is used for requesting a number of words to an FPGA, waiting for the reply and reading it. In this example, the FPGA may be asked to write an arbitrary number of words to the requester. These words initially start with 0 and are incremented word by word. It is also possible to change the starting number by writing this starting number to an FPGA. It might be a good idea to have a look at the PingPong example first, before trying to understand this example.

2 RIVYERA Implementation

In contrast to the PingPong example, which uses the passive read mechanism, this example uses the active read.


The ActiveRead example is implemented as follows: After being programmed, an arbitrary number is written to the first FPGA on the first card. Note that in this very simple example the FPGA and Card indices are hard-coded, but you could of course determine certain valid FPGA and Card indices. Whenever an FPGA receives a number at register 0 (signaled by `api_i_empty_in` low and `api_i_tgt_reg_in = 0`), which has been sent using `se_write()` (signaled by `api_i_tgt_cmd_in = CMD_WR`), it sets this number as new starting number for the next active read. Afterwards the host issues an active read by using `se_read()` with mode `SeReadActive`. This active read is internally split up into three parts:

1. Writing a read request to an FPGA.
2. Waiting for data from the FPGA.
3. Reading the answer and return.

For an incoming read request to an FPGA (signaled by `api_i_tgt_cmd_in = CMD_RD`), the incoming data word refers to the number of requested words (`api_i_data_in`), the FPGA then writes this number of words to the requester.

Host

FPGA



3 FPGA VHDL Sources

3.1 activeread_main.vhd

```
1  ---
2  -- Project: ActiveRead
3  -- File:    activeread_main.vhd
4  -- Date:   Thu Nov 22 16:03:58 CET 2012
5  -- Author: sciengines
6  --
7  -- Description:
8  -- Copyright (c) 2012-2013, SciEngines GmbH
9  -- All rights reserved.
10 --
11 -- Redistribution and use in binary forms, with or without modification,
12 -- are permitted provided that the following conditions are met
13 --
14 -- * Redistributions of source code is not permitted otherwise
15 --   redistributions of source code must retain the above copyright
16 --   notice, this list of conditions and the following disclaimer.
17 -- * Redistributions in binary form must reproduce the above copyright
18 --   notice, this list of conditions and the following disclaimer in
19 --   the documentation and/or other materials provided with the
20 --   distribution.
21 -- * Neither the name of the SciEngines GmbH nor the names of its
22 --   contributors may be used to endorse or promote products derived
23 --   from this software without specific prior written permission.
24 --
25 -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 -- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 -- A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 -- OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 -- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 -- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 -- DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 -- THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 -- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 -- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 ---
37 library ieee;
38 use work.sciengines_api_types.all;
39 use ieee.std_logic_1164.all;
40 use ieee.std_logic_unsigned.all;
41 use ieee.std_logic_arith.all;
42
43 entity activeread_main is
44   generic (
45     NUM_LEDS          : integer
46   );
47   port (
48     -----
49     ----- API PORTS -----
50     -----
51     -- USER PORTS
52     api_clk_in          : in    std_logic;
53     api_rst_in         : in    std_logic;
54     api_led_out        : out   seBusFlag_type(NUM_LEDS-1 downto 0)
55     := (others => '0');
56     -- ADDRESS PORTS
57     api_self_contr_in  : in    seFlag_type;
58     api_next_contr_in  : in    seSlotAddr_type;
59     api_prev_contr_in  : in    seSlotAddr_type;
60     api_self_slot_in   : in    seSlotAddr_type;
61     api_self_fpga_in   : in    seFpgaAddr_type;
62     -- OUTPUT REGISTER PORTS
63     api_o_clk_out      : out   std_logic;
64     api_o_rfd_in       : in    seFlag_type;
65     api_o_tgt_slot_out : out   seSlotAddr_type := (others => '0');
66     api_o_tgt_fpga_out : out   seFpgaAddr_type := (others => '0');
67     api_o_tgt_reg_out  : out   seRegAddr_type := (others => '0');
68     api_o_tgt_cmd_out  : out   seCmd_type := CMD_WR;
69     api_o_src_reg_out  : out   seRegAddr_type := (others => '0');
70     api_o_src_cmd_out  : out   seCmd_type := CMD_WR;
71     api_o_data_out     : out   seData_type := (others => '0');
72     api_o_wr_en_out    : out   seFlag_type := '0';
73     -- INPUT REGISTER PORTS
74     api_i_clk_out      : out   std_logic;
75     api_i_src_slot_in  : in    seSlotAddr_type;
76     api_i_src_fpga_in  : in    seFpgaAddr_type;
77     api_i_src_reg_in   : in    seRegAddr_type;
78     api_i_src_cmd_in   : in    seCmd_type;
79     api_i_tgt_reg_in   : in    seRegAddr_type;
80     api_i_tgt_cmd_in   : in    seCmd_type;
81     api_i_data_in      : in    seData_type;
82     api_i_empty_in     : in    seFlag_type;
83     api_i_am_empty_in  : in    seFlag_type;
84     api_i_rd_en_out    : out   seFlag_type := '0'
85   );
86 end entity activeread_main;
87 architecture activeread_main_behave of activeread_main is
```

```

88
89 -- Define some local signals because
90 -- we can not read from the out-ports.
91 signal api_i_rd_en      : seFlag_type      := '0';
92 signal api_o_wr_en     : seFlag_type      := '0';
93 signal ar_current_word : seData_type      := (others => '0');
94 signal ar_counter     : seData_type      := (others => '0');
95
96 begin
97
98 -- When defining an own clock domain to
99 -- run the user design with a different
100 -- clock, the following two lines should
101 -- probably be altered
102 api_i_clk_out <= api_clk_in;
103 api_o_clk_out <= api_clk_in;
104
105 -- route the internal signals to the out-ports
106 api_i_rd_en_out <= api_i_rd_en;
107 api_o_wr_en_out <= api_o_wr_en;
108
109 -- A Spartan 3 FPGA has one LED and a Spartan 6 FPGA
110 -- has two LEDs for debugging purposes.
111 -- Set these LEDs disabled here. Comment following
112 -- line and use this signal anywhere, you want to!
113 api_led_out <= (others => '0');
114
115 activeread_process : process
116 begin
117     wait until rising_edge(api_clk_in);
118
119     -- Do not read anything by default.
120     api_i_rd_en <= '0';
121
122     -- Do not write anything by default.
123     api_o_wr_en <= '0';
124
125     -- Set the answer's target slot-,
126     -- fpga- and register-addresses.
127     api_o_tgt_slot_out <= api_i_src_slot_in;
128     api_o_tgt_fpga_out <= api_i_src_fpga_in;
129     api_o_tgt_reg_out <= api_i_src_reg_in;
130     api_o_tgt_cmd_out <= api_i_src_cmd_in;
131     api_o_src_reg_out <= api_i_tgt_reg_in;
132     api_o_src_cmd_out <= api_i_tgt_cmd_in;
133
134     if (api_rst_in = '1') then
135         -- While user_rst_out is high, the api
136         -- is not ready for use.
137     else
138         if (api_i_empty_in = '0'
139             and api_i_rd_en = '0'
140             and api_o_rfd_in = '1') then
141             -- There is a new word
142             -- and this word has not been read last clock cycle
143             -- and the API is ready for data (rfd) o be written.
144
145             if (api_i_tgt_cmd_in = CMD_WR) then
146                 -- this is an incoming word which has
147                 -- been written using se_write
148                 case api_i_tgt_reg_in is
149                     when "000000" =>
150                         -- this means, we set an incoming word as start
151                         ar_current_word <= api_i_data_in;
152                         api_i_rd_en <= '1';
153                     when others =>
154                         -- only handle register 0,
155                         -- discard incoming word
156                         api_i_rd_en <= '1';
157                     end case;
158                 elsif (api_i_tgt_cmd_in = CMD_RD) then
159                     -- this is an incoming word that has been
160                     -- written using se_read with mode SeReadActive
161                     -- or mode SeReadRequest
162                     case api_i_tgt_reg_in is
163                         when "000000" =>
164                             if (ar_counter = api_i_data_in) then
165                                 ar_counter <= (others => '0');
166                                 api_i_rd_en <= '1';
167                             else
168                                 ar_current_word <= ar_current_word + 1;
169                                 api_o_data_out <= ar_current_word;
170                                 api_o_wr_en <= '1';
171                                 ar_counter <= ar_counter + 1;
172                             end if;
173                         when others =>
174                             -- only handle register 0,
175                             -- discard incoming word
176                             api_i_rd_en <= '1';
177                     end case;
178                 else
179                     -- This should never happen, but if it does,
180                     -- we just, discard the incoming word.
181                     api_i_rd_en <= '1';

```

```

182         end if;
183     end if;
184 end if;
185 end process activeread_process;
186
187
188 end architecture activeread_main_behave;

```

4 Host C Sources

4.1 activeread.c

```

1  /*
2  * Project: ActiveRead
3  * File:    activeread.c
4  * Date:    Thu Nov 22 16:25:08 CET 2012
5  * Author:  dsi
6  *
7  * Description:
8  * Insert your project description here...
9  */
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <unistd.h>
13 #include <string.h>
14 #include <getopt.h>
15 #include <SeHostAPI.h>
16
17 #define API_ERROR_CHECK(x) {SE_STATUS rc = x; if(rc != SeApiSuccess) {
18     printf("ERROR!_SciEngines_API_returned_%d_(=_%s)!\n", rc,
19     se_status2str(rc)); exit(EXIT_FAILURE);} else { printf("SUCCESS!\n");
20 }}
21
22 extern const char *__programe;
23 static const char *PROGRAM_NAME = "activeread";
24 static const char *PROGRAM_VERSION = "1.91.00";
25 static const char *COPYRIGHT_TXT = "Copyright_(c)_2013,_SciEngines_GmbH";
26
27 const char* BIT_FILE_S3 = "../.../fpga/vhdl/xc3s5000-4fg676/example_top.
28 bit";
29 const char* BIT_FILE_S6 = "../.../fpga/vhdl/xc6slx150-3fgg676/
30 example_top.bit";
31
32 static void printUsage() {
33     printf("Usage:_%s_[-options]_[BIT_FILE]\n", __programe);
34     printf("_____\n");
35     printf("where_options_include:\n");
36     printf("____-h_--help_____print_this_help_and_exit\n");
37     printf("____-v_--version_____print_product_version_and_exit\n");
38 }
39
40 static void printVersion() {
41     printf("%s_version_%s\n", PROGRAM_NAME, PROGRAM_VERSION);
42     printf("%s\n", COPYRIGHT_TXT);
43 }
44
45 static int run_program(se_machine_t machine, const char* bitFile) {
46     SE_STATUS   retval = EXIT_SUCCESS;
47     SE_ADDR     addr; /* address structure */
48     se_slot_t   slotCount; /* number of slots */
49     __uint64_t  pReceive[32]; /* received data words */
50     __uint64_t  send; /* send data word */
51     size_t      tc;
52     size_t      i;
53
54     printf("Running_example_for_SciEngines_Riviera_Host-API_v_%d.%d.%d_(%s)
55     ... \n\n",
56     SE_API_VERSION_MAJOR, SE_API_VERSION_MINOR, SE_API_VERSION_SP,
57     SE_API_VERSION_REVISION);
58
59     if (machine >= se_getMachineCount()) {
60         printf("Error:_No_such_index:_%d\n", machine);
61         exit(EXIT_FAILURE);
62     }
63
64     printf("Allocating_device_%d:", machine);
65     API_ERROR_CHECK(se_allocMachine(machine, NULL))
66
67     /* determine how many slots our machine has */
68     API_ERROR_CHECK(se_getSlotCount(machine, &slotCount))
69     printf("%d_card(s)_found.\n", slotCount);
70
71     /* set address to all slots, all FPGAs. */
72     addr.slot = SE_ADDR_SLOT_ALL;
73     addr.fpga = SE_ADDR_FPGA_ALL;
74     addr.reg = 0;
75     addr.contr = 0;
76     printf("Programming_fpgas:_");
77     API_ERROR_CHECK(se_program(machine, &addr, bitFile, 1000))

```

```

72 |
73 |     send = 80;
74 |
75 |     addr.slot = 0;
76 |     addr.fpga = 0;
77 |     printf("Writing_value_%ld_to_[machine_%d,contr_%d,slot_%d,fpga_%d,reg_%d]:_", send, machine, addr.contr, addr.slot, addr.fpga, addr.reg);
78 |     API_ERROR_CHECK(se_write(machine, &addr, &send, 1, NULL, 1000))
79 |
80 |     printf("Actively_reading_32_words_from_[machine_%d,contr_%d,slot_%d,fpga_%d,reg_%d]:_", machine, addr.contr, addr.slot, addr.fpga, addr.reg);
81 |     API_ERROR_CHECK(se_read(machine, &addr, pReceive, 32, SeReadActive, &tc, 1000))
82 |
83 |     for (i = 0; i < tc; i++) {
84 |         printf("Received_value_at_index_%-2ld:_%ld.\n", i, pReceive[i]);
85 |     }
86 |
87 |     printf("Deprogramming_fpgas:_");
88 |     addr.slot = SE_ADDR_SLOT_ALL;
89 |     addr.fpga = SE_ADDR_FPGA_ALL;
90 |     API_ERROR_CHECK(se_deprogram(machine, &addr))
91 |
92 |     printf("Freeing_device_%d:_", machine);
93 |     API_ERROR_CHECK(se_freeMachine(machine))
94 |
95 |     exit(retval);
96 | }
97 |
98 | int main(int argc, char* const argv[] ) {
99 |     /* getopt_long stores the option index here. */
100 |     int option_index = 0;
101 |     char c;
102 |     const char *bit_file = BIT_FILE_S6;
103 |
104 |     static struct option long_options[] = {
105 |         {"help",          no_argument,          NULL, 'h'},
106 |         {"version",       no_argument,          NULL, 'v'},
107 |         {"timestamp",     no_argument,          NULL, 0},
108 |         {0, 0, 0, 0}
109 |     };
110 |
111 |     while ((c = getopt_long(argc, argv, "hv", long_options, &option_index))
112 |            != -1) {
113 |         switch (c) {
114 |             case 'h':
115 |                 printUsage();
116 |                 exit(EXIT_SUCCESS);
117 |                 break;
118 |             case 'v':
119 |                 printVersion();
120 |                 exit(EXIT_SUCCESS);
121 |                 break;
122 |             case 0:
123 |                 if (strcmp("timestamp", long_options[option_index].name) == 0) {
124 |                     printf("%s_%s\n", __DATE__, __TIME__);
125 |                     exit(EXIT_SUCCESS);
126 |                 }
127 |                 break;
128 |             default:
129 |                 exit(EXIT_FAILURE);
130 |                 break;
131 |         }
132 |     }
133 |
134 |     if (optind + 1 < argc) {
135 |         fprintf(stderr, "Unexpected_argument:_%s\n", argv[optind + 1]);
136 |         exit(EXIT_FAILURE);
137 |     } else {
138 |         if (optind < argc) {
139 |             bit_file = argv[optind];
140 |         }
141 |         exit(run_program(0, bit_file));
142 |     }
143 |     return 0;
144 | }

```


Thank you for choosing an original SciEngines product.

Imprint

Responsible for content:

Firm SciEngines GmbH

Street Fraunhoferstr 13

ZIP D-24118

City Kiel

Country Germany

Phone +49 431 5302 482

Email info@sciengines.com

WWW <http://www.sciengines.com>

CEO Gerd Pfeiffer

Commercial Register Amtsgericht Kiel

Commercial Register No. HR B 9565 KI

VAT- Identification Number DE 814955925

Disclaimer: Any information contained in this document is confidential, and only intended for reception and use by the specified person who bought the SciEngines product. Drawings, pictures, illustration and estimations are non binding and for illustration purposes only. If you are not the intended recipient, please return the document to the sender and delete any copies afterwards. In this case any copying, forwarding, printing, disclosure and use is strictly prohibited.